Вернуться к поиску Вернуться к таблице

 Выделить слова:

 
Патент США N 6982670
Mohamadi January 3, 2006
Phase management for beam-forming applications

РЕФЕРАТ

A beam-forming antenna system includes an array of integrated antenna circuits. Each integrated antenna circuit includes an oscillator coupled to an antenna. A network couples to the integrated antenna units to provide phasing information to the oscillators. A controller controls the phasing information provided by the network to the oscillators. In an alternative embodiment, the phasing to each antenna element is controlled through a fixed corporate feed network. The relative gains of the antenna signals received or transmitted through the fixed corporate feed may be adjusted with respect to each other to provide a beam steering capability.

Автор(ы): Mohamadi; Farrokh (Irvine, CA)
Family ID: 33493518
N заявки: 10/860,526
Приоритет: June 3, 2004
Related U.S. Patent Documents
Application NumberFiling DatePatent NumberIssue Date
60476248 Jun., 2003

Current U.S. Class: 342/372 ; 342/373
Класс МПК: H01Q 3/24 (20060101)
Current CPC Class: H01Q 3/22 (20130101); H01Q 3/28 (20130101); H01Q 3/30 (20130101); H01Q 3/42 (20130101); H01Q 9/285 (20130101)
Field of Search: 342/154,157,368,372,373

Ссылки на источники [Referenced By]
Патентные документы США
3183506 May 1965 Webb
4042831 August 1977 Lenhoff
4088970 May 1978 Fassett et al.
4166274 August 1979 Reudink et al.
4298873 November 1981 Roberts
4451831 May 1984 Stangel
4586047 April 1986 Inacker
4613869 September 1986 Ajioka
4654666 March 1987 Wiley
4724440 February 1988 Lopez
4885592 December 1989 Kofol
5027127 June 1991 Shnitkin
5093667 March 1992 Andricos
5103233 April 1992 Gallagher
5107273 April 1992 Roberts
5115243 May 1992 Perry
5115244 May 1992 Freedman
5128683 July 1992 Freedman
5129099 July 1992 Roberts
5173706 December 1992 Urkowitz
5175556 December 1992 Berkowitz
5187486 February 1993 Koelzer
5260671 November 1993 Iso et al.
5339083 August 1994 Inami
5353031 October 1994 Rathi
5412414 May 1995 Ast
5861843 January 1999 Sorace
6100843 August 2000 Proctor
6104935 August 2000 Smith et al.
6285313 September 2001 Wahab
6384782 May 2002 Erikmats
6404386 June 2002 Proctor
6411256 June 2002 Lier
6518920 February 2003 Proctor
6535180 March 2003 Gregorwich
6567040 May 2003 Sevaston et al.
6668025 December 2003 Sumi et al.

Другие ссылки

"A Portable Digital DLL for High-Speed CMOS Interface Circuits", IEEE, vol. 34, No. 5, May 1999 (Gauthier et al. cited by other .
"Microstrip Antennas on Synthesized Low Dielectric-Constant Substrates", IEEE, vol. 45, No. 8, Aug. 1997 (Gauthier et al.). cited by other .
"A 94-GHz Aperture-Coupled Micromachined Microstrip Antenna", IEEE, vol. 47, No. 12, Dec. 1999 (Gauthier et al.). cited by other .
"A 2-1600-MHz CMOS Clock Recovery PLL with Low-V dd Capability", IEEE, vol. 34, No. 12, Dec. 1999 (Larson). cited by other .
"A 5Gb/s 0.25um CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit", ISSCC 2002 Visuals Supplement/IEEE (Sang-Hyun Lee et al.). cited by other .
"MM-Wave Microstrip and Novel Slot Antennas on Low-Cost Large Area Panel MCM-D Substrates", 2001 Electronic Components and Technology Conference (J. Grzyb et al.). cited by other .
"Design and Characterization of Single-and Multiple-Beam MM-Wave Circularly Polarized Substrate Lens Antennas for Wireless Communications", IEEE, vol. 49, No. 3, Mar. 2001 (Wu et al.). cited by other .
"A High Performance W-Band Uniplanar Subharmonic Mixer", IEEE, vol. 45, No. 6, Jun. 1997 (Raman et al.). cited by other .
"Micromachining for Terahertz Applications", The Institute of Physical and Chemical Research (Victor Lubecke et al.). cited by other .
"MM-Wave Tapered Slot Antennas on Synthesized Low Permittivity Substrates", IEEE, vol. 47, No. 8, pp. 1276-1280, Aug. 1999 (Muldavin et al.). cited by other .
"A Semidigital Dual Delay-Locked Loop", IEEE, vol. 32, No. 11, Nov. 1997 (S. Sidiropoulos et al.). cited by other .
"Automatic Target Recognition of Time Critical Moving Targets Using 1D High Range Resolution (HRR) Radar", IEEE, Jun. 1999, 7803-4977 (Williams et al.). cited by other .
"Automatic Target Recognition of Time Critical Moving Targets Using 1D High Range Resolution (HRR) Radar", IEEE AES Systems Mag., Apr. 2000 (R. Williams et al.). cited by other.

Primary Examiner: Phan; Dao
Attorney, Agent or Firm: Hallman; Jonathan MacPherson Kwok Chen & Heid
Parent Case Text


RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 60/476,248, filed Jun. 4, 2003.
ФОРМУЛА ИЗОБРЕТЕНИЯ


I claim:

1. A beam-forming system, comprising a plurality of integrated antenna circuits, each integrated antenna circuit including a phase-locked loop and a corresponding antenna and mixer, each phase-locked loop operable to receive a reference signal and provide a frequency-shifted output signal that is synchronous with the reference signal, wherein if an integrated antenna circuit is configured for transmission, the output signal is upconverted in the circuit's mixer and the upconverted signal transmitted by the corresponding antenna, and wherein if an integrated antenna unit is configured for reception, a received signal from the circuit's antenna is downconverted in the mixer responsive to the output signal, wherein a first integrated antenna circuit in the plurality is configured as a reference antenna circuit such that the reference signal received by the reference antenna unit is a reference clock, the reference antenna circuit including a programmable phase sequencer operable to provide phase-shifted versions of the reference clock, and wherein remaining integrated antenna circuits in the plurality are configured to use selected ones from the phase-shifted versions as their reference signal.

2. The beam forming system of claim 1, wherein the programmable phase sequencer is configured to convert analog voltages into phase delays, the programmable phase sequencer being further configured to form the phase-shifted versions responsive to the phase delays.

3. The beam-forming system of claim 2, wherein the programmable phase sequencer includes a digital word sequencer operable to provide digital words and a digital-to-analog converter operable to convert the digital words into the analog voltages.

4. The beam-forming system of claim 2, wherein the programmable phase sequencer includes a current source operable to charge a capacitor, the programmable phase sequencer being configured to reset a voltage across the capacitor synchronously with cycles of the reference clock.

5. The beam-forming system of claim 4, wherein the programmable phase sequencer includes a comparator operable to compare the analog voltages to the voltage across the capacitor, wherein the assertion of an output signal by the comparator determines the phase delays.

6. The beam-forming system of claim 5, wherein the programmable phase sequencer includes a latch providing an output signal responsive to the assertion of the output signal for the comparator, the output signal of the latch forming the phase-shifted versions of the reference clock.

7. The beam-forming system of claim 1, wherein the remaining integrated antenna circuits in the plurality comprise a slave lead antenna circuit and a slave lag antenna circuit, the programmable phase sequencer operable to provide a lead clock that leads the reference clock by an increment of phase and a lag clock that lags the reference clock by the increment of phase, the lead antenna circuit configured to use the lead clock as its reference signal, the lag antenna circuit configured to use the lag clock as its reference signal.

8. The beam-forming system of claim 1, wherein each antenna is a T-shaped dipole.

9. The beam-forming system of claim 1, wherein each antenna is a patch antenna.

10. A beam-forming system, comprising: a reference clock source; a first programmable phase sequencer for providing phase-adjusted versions of a reference clock provided by the reference clock source; and a first plurality of integrated antenna circuits, each integrated antenna circuit including a phase-locked loop and a corresponding antenna and mixer, each phase-locked loop operable to receive a selected one of the phase-adjusted versions of the reference clock and provide a frequency-shifted output signal that is synchronous with the reference clock, wherein if an integrated antenna circuit is configured for transmission, the output signal is upconverted in the circuit's mixer and the upconverted signal transmitted by the corresponding antenna, and wherein if an integrated antenna unit is configured for reception, a received signal from the circuit's antenna is downconverted in the mixer responsive to the output signal.

11. The beam-forming system of claim 10, further comprising: a second programmable phase sequencer for providing phase-shifted versions of a selected one of the phase-shifted versions of the reference clock provided by the first programmable phase sequencer; and a second plurality of integrated antenna circuits, each integrated antenna circuit in the second plurality including a phase-locked loop and a corresponding antenna and mixer, each phase-locked loop in the second plurality operable to receive a selected one of the phase-adjusted versions from the second programmable phase sequencer, wherein if an integrated antenna circuit in the second plurality is configured for transmission, its output signal is upconverted in the circuit's mixer and the upconverted signal transmitted by the corresponding antenna, and wherein if an integrated antenna unit in the second plurality is configured for reception, a received signal from the circuit's antenna is downconverted in the mixer responsive to the output signal.

12. The beam forming system of claim 10, wherein the first programmable phase sequencer is configured to convert analog voltages into phase delays, the first programmable phase sequencer being further configured to form the phase-shifted versions responsive to the phase delays.

13. The beam-forming system of claim 12, wherein the first programmable phase sequencer includes a digital word sequencer operable to provide digital words and a digital-to-analog converter operable to convert the digital words into the analog voltages.

14. The beam-forming system of claim 12, wherein the first programmable phase sequencer includes a current source operable to charge a capacitor, the first programmable phase sequencer being configured to reset a voltage across the capacitor synchronously with cycles of the reference clock.

15. The beam-forming system of claim 14, wherein the first programmable phase sequencer includes a comparator operable to compare the analog voltages to the voltage across the capacitor, wherein the assertion of an output signal by the comparator determines the phase delays.

16. A beam-forming system, comprising: a programmable phase sequencer operable to provide phase-shifted versions of a reference clock, and a plurality of integrated antenna circuits corresponding to the phase-shifted versions of the reference clock, each integrated antenna circuit including a phase-locked loop and a corresponding antenna and mixer, each phase-locked loop operable to receive the corresponding phase-shifted version of the reference clock as a reference signal and provide a frequency-shifted output signal that is synchronous with the reference signal, wherein if an integrated antenna circuit is configured for transmission, the output signal is upconverted in the circuit's mixer and the upconverted signal transmitted by the corresponding antenna, and wherein if an integrated antenna unit is configured for reception, a received signal from the circuit's antenna is downconverted in the mixer responsive to the output signal.
ОПИСАНИЕ ИЗОБРЕТЕНИЯ


TECHNICAL FIELD

The present invention relates generally to beam forming applications, and more particularly to a phase generation and management technique for a beam-forming phased-array antenna system.

BACKGROUND

Conventional high-frequency antennas are often cumbersome to manufacture. For example, antennas designed for 100 GHz bandwidths typically use machined waveguides as feed structures, requiring expensive micro-machining and hand-tuning. Not only are these structures difficult and expensive to manufacture, they are also incompatible with integration to standard semiconductor processes.

As is the case with individual conventional high-frequency antennas, beam-forming arrays of such antennas are also generally difficult and expensive to manufacture. Conventional beam-forming arrays require complicated feed structures and phase-shifters that are incompatible with a semiconductor-based design. In addition, conventional beam-forming arrays become incompatible with digital signal processing techniques as the operating frequency is increased. For digital signal processing techniques as the operating frequency is increased. For example, at the higher data rates enabled by high frequency operation, multipath fading and cross-interference becomes a serious issue. Adaptive beam forming techniques are known to combat these problems. But adaptive beam forming for transmission at 10 GHz or higher frequencies requires massively parallel utilization of A/D and D/A converters.

To address these problems, injection locking and phase-locked loop techniques have been developed for an array of integrated antenna oscillator elements as disclosed in U.S. Ser. No. 10/423,160, (the '160 application) the contents of which are hereby incorporated by reference in their entirety. The '160 application discloses an array of integrated antenna elements, wherein each antenna element includes a phase-locked loop (PLL) that uses the antenna as a resonator and load for a voltage-controlled oscillator (VCO) within the PLL. The VCOs within each antenna element are slaved to a common reference clock that is distributed using phase adjustment circuitry rather than a traditional corporate feed network. The phase of each VCO can be changed relative to the reference clock by adjusting the VCO's tuning voltage such that some or all of the antenna elements become injection locked to each other. Although injection locking provides an efficient beam steering technique, a need in the art exists for improved techniques of actively phasing such antenna elements to provide a desired beam direction.

SUMMARY

In accordance with one aspect of the invention, a beam forming system is provided. The system includes: a plurality of integrated antenna units, each integrated antenna unit including a phase-locked loop and a corresponding antenna and mixer, each phase-locked loop operable to receive a reference signal and provide a frequency-shifted output signal that is synchronous with the reference signal, wherein if an integrated antenna unit is configured for transmission, the output signal is upconverted in the unit's mixer and the upconverted signal transmitted by the corresponding antenna, and wherein if an integrated antenna unit is configured for reception, a received signal from the unit's antenna is downconverted in the mixer responsive to the output signal; wherein a first integrated antenna unit in the plurality is configured as a reference antenna unit such that the reference signal received by the reference antenna unit is a reference clock, the first integrated unit including a programmable phase sequencer operable to provide phase-shifted versions of the reference signal, and wherein remaining integrated antenna units in the plurality are configured to use the phase-shifted versions as their reference signal.

In accordance with another aspect of the invention, a beam-forming system is provided. The system includes: a reference clock source; a first programmable phase sequencer for providing phase-adjusted versions of a reference clock provided by the reference clock source; and a first plurality of integrated antenna circuits, each integrated antenna circuit including a phase-locked loop and a corresponding antenna and mixer, each phase-locked loop operable to receive a selected one of the phase-adjusted versions of the reference clock and provide a frequency-shifted output signal that is synchronous with the reference clock, wherein if an integrated antenna circuit is configured for transmission, the output signal is upconverted in the circuit's mixer and the upconverted signal transmitted by the corresponding antenna, and wherein if an integrated antenna unit is configured for reception, a received signal from the circuit's antenna is downconverted in the mixer responsive to the output signal.

In accordance with another aspect of the invention, a beam-forming system is provided. The system includes: an array of antennas; a fixed-phase feed network for feeding the array of antennas; and an array of variable-gain amplifiers for adjusting the gain of signals received or provided to the fixed-phase feed network.

In accordance with another aspect of the invention, a beam-forming system is provided. The system includes: a programmable phase sequencer operable to provide phase-shifted versions of a reference clock, and a plurality of integrated antenna circuits corresponding to the phase-shifted versions of the reference clock, each integrated antenna circuit including a phase-locked loop and a corresponding antenna and mixer, each phase-locked loop operable to receive the corresponding phase-shifted version of the reference clock as a reference signal and provide a frequency-shifted output signal that is synchronous with the reference signal, wherein if an integrated antenna circuit is configured for transmission, the output signal is upconverted in the circuit's mixer and the upconverted signal transmitted by the corresponding antenna, and wherein if an integrated antenna unit is configured for reception, a received signal from the circuit's antenna is downconverted in the mixer responsive to the output signal.

The invention will be more fully understood upon consideration of the following detailed description, taken together with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a phased antenna array including a phase management system according to one embodiment of the invention.

FIG. 2 is a schematic illustration of a programmable phase sequencer according to one embodiment of the invention.

FIG. 3 illustrates voltage waveforms produced by the programmable phase sequencer of FIG. 2.

FIG. 4a illustrates a phase cascading achieved using multiple antenna arrays according to one embodiment of the invention.

FIG. 4b illustrates an alternative phase cascading achieved using the multiple antenna arrays shown in FIG. 4a.

FIG. 5 is a cross-sectional view of a T-shaped dipole antenna which may be used as in the integrated antenna circuits of FIG. 1.

FIG. 6 is a cross-sectional view of an antenna element having a relatively thick dielectric layer to reduce coupling between the antenna and the substrate.

FIG. 7 is a block diagram of an antenna array having a fixed-phase feed network configured to provide beam steering of received signals through gain adjustments according to one embodiment of the invention.

FIG. 8 illustrates the beam-steering angles achieved by the antenna array of FIG. 7 for a variety of gain settings.

FIG. 9 is a block diagram of an antenna array having a fixed-phase feed network configured to provide beam steering of transmitted signals through gain adjustments according to one embodiment of the invention.

FIG. 10 is a block diagram of an antenna array having a centralized phase progression according to one embodiment of the invention.

DETAILED DESCRIPTION

As seen in FIG. 1, an antenna array 10 is formed from an array of integrated antenna circuits such as a reference antenna circuit 20 and slave antenna circuits 25 and 30. Each integrated antenna circuit includes an antenna 35 that acts as a resonator and load for a self-contained phase-locked loop (PLL) 40. As known in the PLL arts, there are a variety of architectures that perform the essential function of a PLL: maintaining an output signal synchronous with a reference signal. In the embodiment illustrated in FIG. 1, each PLL 40 includes a phase detector 45 that receives as inputs a divided signal from a loop divider 50 and a reference signal. Phase detector 45 compares the phases of these input signals and adjusts input currents provided to a charge pump 55 accordingly. If the divided signal from loop divider 50 lags the reference input, charge pump 55 charges a first capacitor (not illustrated) in a loop filter 60 and discharges a second capacitor in loop filter 60. Conversely, if the divided signal leads the reference input, the first capacitor is discharged and the second capacitor charged. Loop filter 60 filters the resulting charges on these capacitors to provide a control voltage to a voltage-controlled oscillator (VCO) 65, which in turn provides an output signal that is received by both a mixer 80 and loop divider 50. Loop divider 50 divides the VCO output signal according to a factor N and provides the divided signal to phase detector 45 as discussed previously. In this fashion, PLL 40 keeps the output signal of VCO 65 synchronous with the reference signal provided to phase detector 45. It will be appreciated that the above-described PLL architecture is merely exemplary. Other architectures are known and may be implemented within the present invention such as that used in a set-reset loop filters.

Should an integrated antenna circuit be used to receive signals, the corresponding antenna 35 provides a received signal to a low-noise amplifier (LNA) 67, which in turn provides an amplified received signal to mixer 80. Mixer 80 beats the output signal of VCO 65 with the amplified received signal to produce an intermediate frequency (IF) signal. The antenna-received signal is thus down converted into an IF signal in the well-known super-heterodyne fashion. Because the amplified received signal from LNA 67 is downconverted according to the output signal of VCO 65, the phasing of the resulting IF signal is controlled by the phasing of the reference signal received by PLL 40. By altering the phase of the reference signal, the IF phasing is altered accordingly.

Conversely, if an integrated antenna circuit is used to transmit signals, each mixer 80 up-converts an IF signal according to the output signal (which acts as a local oscillator (LO) signal) from the corresponding VCO 65. The up-converted signal is received by the corresponding antenna 35 using a transmission path (not illustrated) coupling mixer 80 and antenna 35 within each antenna element. Antenna 35 then radiates a transmitted signal in response to receiving the up-converted signal. In this fashion, the transmitted signals are kept phase-locked to reference signals received by phase detectors 45. It will be appreciated that this phase locking may be achieved using other PLL architectures. For example, a set-reset loop filter achieves phase lock using a current controlled oscillator (CCO) rather than a VCO. These alternative PLL architectures are also compatible with the present invention.

A phase management system is used to distribute the reference signals to each integrated antenna circuit. Note that the phase detector 45 in reference antenna circuit 20 receives a reference clock 85 as its reference signal. Reference clock 85 is provided by a master clock circuit (not illustrated). As will be explained further herein, reference antenna circuit 20 includes a programmable phase sequencer 90 to generate the reference signals for slave antenna circuits 25 and 30. Thus, only reference antenna circuit 20 needs to receive externally-generated reference clock 85.

Reference antenna circuit 20 includes an auxiliary loop divider 95 that divides its VCO output signal to provide a reference signal to programmable phase sequencer 90. According to the programming within programmable phase sequencer, it provides a reference signal 91 leading in phase and a reference signal 92 lagging in phase with respect to the reference signal from auxiliary loop divider 95. Slave antenna element 25 receives reference signal 91 whereas slave antenna element 30 receives reference signal 92. Thus, should array 10 be used to transmit, the antenna output from slave element 25 will lead in phase and the antenna output from slave element 30 will lag in phase with respect to the antenna output from reference element 20. This lag and lead in phase will correspond to the phase offsets provided by reference signals 91 and 92 with respect to reference clock 85. Conversely if antenna array 10 is used as a receiver, the IF signals from slave antenna circuits 25 and 30 will lag and lead in phase with respect to the IF signal from reference antenna circuit 20 by amounts corresponding to the phase offsets provided by reference signals 91 and 92 with respect to reference clock 85.

Note the advantages provided by such a phase distribution scheme. The beam steering of the array 10 is provided by a clock distribution scheme to phase-locked loops, a scheme that is entirely amenable to an integrated circuit implementation. In contrast, the conventional corporate feed structure for prior art phased arrays is inherently analog and makes beam steering applications cumbersome to implement. As will be discussed further, programmable phase sequencer 90 allows the programmable phasing to the slave antenna circuits to be performed both conveniently and with precision.

An exemplary implementation for programmable phase sequencer 90 is shown in FIG. 2. A capacitor 100 is charged by a current source 105. The voltage across capacitor 100 will be reset when a transistor 110 coupled in parallel with capacitor 100 becomes conductive. The gate of transistor 110 is pulsed synchronously with the divided output signal from auxiliary loop divider 95 (FIG. 1). Thus, synchronously with each divided output signal cycle, transistor 110 momentarily becomes conductive so as to reset capacitor 100. After reset, transistor 110 turns off so that the voltage across capacitor 100 will thus rise in a linear fashion until the next reset occurs responsive to cycling of the divided output signal. As a result, the voltage across capacitor 100 will possess a sawtooth waveform as seen for sawtooth voltage waveform 300 in FIG. 3.

Referring again to FIG. 2, a programmable digital word generator 115 provides a digital word 130 to a digital-to-analog converter (DAC) 120 responsive to a control signal 310 that determines which digital word 130 will be provided by digital word generator 115. The bit size of the digital words 130 determines the achievable phase-shift resolution. Each digital word 130 is converted by DAC 120 to a corresponding analog voltage 140. For example, if each digital word 130 is four bits, there would be sixteen different analog voltages that may be provided by DAC 120. A comparator 150 compares analog voltage 140 and sawtooth voltage waveform 300 to provide comparator output 305. Depending upon the value of the analog voltage, it will take some delay from reset of capacitor 100 until the voltage builds up enough to cause comparator 150 to assert output 305. If the analog voltage is relatively small, the delay from reset will be relatively small. Conversely, if the analog voltage is relatively large, the delay from reset will be relatively large as well. Accordingly, programmable phase sequencer 90 converts a programmed voltage into a time delay that is proportional to the voltage.

The resulting phase shift (denoted as .theta.) may be further explained with respect to FIG. 3. An analog voltage 140 (the DAC output) is shown having two different voltage levels V1 and V2 corresponding to the conversion of two different digital words 130. It will be appreciated that DAC 120 must be configured to provide a voltage within the range of voltages achieved by sawtooth voltage waveform 300. At reset at time t.sub.0, sawtooth voltage waveform 300 begins to increase with respect to voltage V1. At time t.sub.1, the sawtooth voltage waveform 300 will be larger than voltage V1 such that comparator output 305 goes high. This rising edge of comparator output 305 will be offset from the reset at time t.sub.0 by a phase shift .theta..sub.1. Upon reset of capacitor 100 at time t.sub.3, comparator output 305 will go low again so that the cycle may be repeated.

A latch (not illustrated) may be set at the rising edge of comparator output 305 to provide a clock output 310 as seen in FIG. 3. In this fashion, clock output 310 may have a constant duty cycle as compared to the varying duty cycle of comparator output 305. Clock output 310 may be used as either reference signal 91 or 92 discussed with respect to FIG. 1. A different phase offset will be produced by a different analog voltage such as phase shift .theta..sub.2 corresponding to voltage V2 as seen in FIG. 2. In this fashion, depending upon the digital word provided by digital sequencer 115, a desired phase offset may be produced for reference signals 91 and 92 with respect to reference clock 85.

The number of clock outputs 305 (and hence reference signals provided to slave antenna circuits) provided by programmable phase sequencer 90 may be increased by simply repeating the circuitry shown in FIG. 2. Moreover, the reference antenna circuit 20 may be replaced by just a master PLL that incorporates a programmable phase sequencer. However, because beam steering typically involves a sequential and regular phase progression, it is convenient to construct an antenna array using two slave antenna circuits as discussed with respect to FIG. 1. In other words, a common beam steering phase progression for an arbitrary phase difference P would be -P, 0, +P for an array of three antennas. This phase progression may then be cascaded to other master/slave integrated antenna circuit combinations as seen in FIG. 4a. Each master/slave antenna array 10 has a master antenna circuit 20 and slave antenna circuits 25 and 30 as discussed with respect to FIG. 1. Within each array 10, the reference signal to slave antenna circuit 30 lags and slave antenna circuit 25 leads the reference signal provided to master antenna circuit 20 by a phase increment P. From array 10a, the lag clock 91 discussed with respect to FIG. 1 is provided to master antenna circuit 20 of array 10b as its reference clock 85. Thus, the phasing across array 10b becomes 0, P, and, 2P as shown. In turn, the lead clock 91 from array 10b is provided to master antenna circuit 20 of array 10c as its reference clock 85 so that the phasing across array 10c becomes P, 2P, and 3P as shown. By using different metal layers for clock lag 92 and lead 91 routing, various versions of phase cascading may be provided using arrays 10. For example, using other metal layers, arrays 10 may be configured for the phase progression shown in FIG. 4b. Master antenna circuit 20 in array 10b receives a reference clock 85. The lead clock 91 from slave antenna circuit 25 in array 10b is fed as the reference clock for master antenna circuit 20 in array 10a. Similarly, the lag clock 92 from slave antenna circuit 30 in array 10b is fed as the reference clock for master antenna circuit 20 in array 10c. In this fashion, a phase progression of -2P, -P, 0, P, and 2P may be achieved across arrays 10. It will be appreciated that the static phase progression described with respect to FIGS. 4a and 4b may be altered by adjusting the phase progression provided by programmable phase sequencer 90 within each master antenna circuit 20.

Referring again to FIG. 1, PLLs 40 may be replaced with differential PLLs to provide more robust common-mode noise rejection as known in the art. In such embodiments, the reference clock signal provided to the master PLL would be in differential form. In turn, the phase-shifted versions of this reference clock provided by the programmable phase sequencer would be in differential form as well. Moreover, the programmable phase sequencer need not be integrated into within the feedback loop of a PLL as shown in FIG. 1. Instead, as shown in FIG. 10, a centralized programmable phase sequencer 1000 may be used to provide differential reference clocks to integrated antenna circuits 1010. Phase sequencer 1000 receives a master differential clock 1015 which is used to reset a ramped voltage on a capacitor as discussed with respect to FIG. 2 and represented by ramp circuitry block 1020. To provide each reference clock, a comparator and latch combination 1025 responds to an analog voltage in an analogous fashion as discussed with respect to FIG. 2. A DAC circuitry block 1030 includes a programmable digital word sequencer that provides digital words to digital-to-analog converters to provide the analog voltages. Each integrated antenna circuit includes a PLL which responds to its reference clock as discussed with respect to PLLs 40 in slave antenna units 25 and 30 in FIG. 1. The resulting phase progression across the integrated antenna circuits may be described with respect to a reference integrated antenna circuit 1040, which may be deemed to respond to a phase (0). The remaining integrated antenna circuits may be considered as progressing in phase from phase (0). For example, assuming that a uniform phase progression denoted as .theta. is implemented, an nth integrated antenna circuit 1050 would operate with a phase of (n*.theta.). It will be appreciated that a non-uniform phase progression or single-ended PLLs may also be implemented in such a centralized phase progression scheme.

Each antenna 35 within the arrays of integrated antenna circuits may be formed using conventional CMOS processes as discussed in the '160 application for patch and dipole configurations. For example, as seen in cross section in FIG. 5, antenna 35 may be configured as a T-shaped dipole antenna 500. T-shaped antenna 500 is excited using vias 510 that extend through insulating layers 505 and through a ground plane 520 to driving transistors formed on a switching layer 530 separated from a substrate 550 by an insulating layer 505. Two T-shaped antenna elements 500 may be excited by switching layer 530 to form a dipole pair 560. To provide polarization diversity, two dipole pairs 560 may be arranged such that the transverse arms in a given dipole pair are orthogonally arranged with respect to the transverse arms in the remaining dipole pair.

Depending upon the desired operating frequencies, each T-shaped antenna element 500 may have multiple transverse arms. The length of each transverse arm is approximately one-fourth of the wavelength for the desired operating frequency. For example, a 2.5 GHz signal has a quarter wavelength of approximately 30 mm, a 10 GHz signal has a quarter wavelength of approximately 6.75 mm, and a 40 GHz signal has a free-space quarter wavelength of 1.675 mm. Thus, a T-shaped antenna element 500 configured for operation at these frequencies would have three transverse arms having fractions of lengths of approximately 30 mm, 6.75 mm and 1.675 mm, respectively. The longitudinal arm of each T-shaped element may be varied in length from 0.01 to 0.99 of the operating frequency wavelength depending upon the desired performance of the resulting antenna. For example, for an operating frequency of 105 GHz, a longitudinal arm may be 500 micrometers in length and a transverse arm may be 900 micrometers in length using a standard semiconductor process. In addition, the length of each longitudinal arm within a dipole pair may be varied with respect to each other. The width of longitudinal arm may be tapered across its length to lower the input impedance. For example, it may range from 10 micrometers in width at the via end to hundreds of micrometers at the opposite end. The resulting input impedance reduction may range from 800 ohms to less than 50 ohms.

Each metal layer forming T-shaped antenna element 500 may be copper, aluminum, gold, or other suitable metal. To suppress surface waves and block the radiation vertically, insulating layer 505 between the T-shaped antenna elements 500 within a dipole pair may have a relatively low dielectric constant such as .epsilon.=3.9 for silicon dioxide. The dielectric constant of the insulating material forming the remainder of the layer holding the lower T-shaped antenna element 500 may be relatively high such as .epsilon.=7.1 for silicon nitride, .epsilon.=11.5 for Ta.sub.2O.sub.3, or .epsilon.=11.7 for silicon. Similarly, the dielectric constant for the insulating layer 505 above ground plane 520 may also be relatively high (such as .epsilon.=3.9 for silicon dioxide, .epsilon.=11.7 for silicon, .epsilon.=11.5 for Ta.sub.2O.sub.3).

The quarter wavelength discussion with respect to the T-shaped dipole antenna 500 may be generally applied to other antenna topologies such as patch antennas. However, note that it is only at relatively high frequencies such as the upper bands within the W band of frequencies that the quarter wavelength of a carrier signal in free space is comparable or less than the thickness of substrate 550. Accordingly, at lower frequencies, integrated antennas should be elevated away from the substrate by using an interim passivation layer. Such an embodiment for a T-shaped antenna element 600 is shown in FIG. 6. Silicon substrate 650 includes RF driving circuitry 630 that drives a T-shaped dipole antenna 600 through vias 610 analogously as discussed with respect to antenna 500. However, a grounded shield is separated from the T-shaped dipole antenna elements 600 by a relatively thick dielectric layer 640. For example, dielectric layer 640 may be 1 to 2 mm in thickness.

Regardless of the particular antenna topology implemented, arrays of antennas may be driven using the phase management techniques disclosed herein. The phase management techniques disclosed so far are quite accurate but require a PLL for each antenna being phased. As will be described further herein, rather than use a PLL, phase management may be performed using just amplification and the fixed phase provided by a corporate feed. For example, consider an array 700 shown in FIG. 7, wherein a fixed-phase feed network 705 maintains the transmitted and received signals 90 degrees out of phase. For example, a received signal from an antenna 710 will couple through network 705 to be received at a beamforming circuit 715 leading in phase ninety degrees with respect to a received signal from an antenna 720. Examples of such a fixed-phase feed network may be seen in PCMCIA cards, wherein one antenna is maintained 90 degrees out of phase with another antenna to provide polarization diversity. However, rather than implement a complicated MEMs-type steering of antenna elements 705 and 720 as would be conventional in the prior art, variable gain provided by variable-gain amplifiers 725 and 730 electronically provides beam steering capability. Amplifiers 725 and 730 provide again-adjusted output signals 726 and 731, respectively, to a summing circuit 740. Summing circuit 740 provides the vector sum of the gain-adjusted output signals from amplifiers 725 and 730 as output signal 750. Variable-gain amplifiers 725 and 730 may take any suitable form. For example, amplifiers 725 and 730 may be implemented as Gilbert cells. A conventional Gilbert cell amplifier is constructed with six bipolar or MOS transistors (not illustrated) arranged as a cross-coupled differential amplifier. Regardless of the particular implementation for variable-gain amplifiers 725 and 730, a controller 760 varies the relative gain relationship between the variable gain amplifiers to provide a desired phase relationship in the output signal 750. This phase relationship directly applies to the beam steering angle achieved. For example, should controller 760 command variable-gain amplifiers 725 and 730 to provide gains such that their outputs 726 and 731 have the same amplitudes, the resulting phase relationship between signals 726 and 731 is as shown in FIG. 8. Such a relationship corresponds to a beam-steering angle .phi..sub.1 of 45 degrees. However, by adjusting the relative gains amplifiers 725 and 730, alternative beam-steering angles may be achieved. For example, by configuring amplifier 730 to invert its output and reducing the reducing the relative gain provided by amplifier 725, a beam-steering angle .phi..sub.2 of approximately -195 degrees may be achieved. In this fashion, a full 360 degrees of beam steering may be achieved through appropriate gain and inversion adjustments.

Similarly, a full 360 degrees of beam steering may be achieved for transmitted signals. As seen in FIG. 9, variable gain amplifiers 905 and 910 receive an identical RF feed and adjust the gains of output signals 906 and 911, respectively, in response to gain commands from controller 760. Fixed-phase feed network 705 delays the phase of signal 906 ninety degrees with respect to signal 911 before they are received by antennas 720 and 710, respectively. Depending upon the relative gains and whether amplifiers 905 and 910 are inverting, a full 360 degrees of beam steering may be achieved as discussed with respect to FIG. 8.

It will be appreciated that the gain-based beam-steering described with respect to FIGS. 7, 8, and 9 may be applied to an array having an arbitrary number of antennas. Regardless of the number of antennas, a fixed-phase feed network keeps the received and transmitted signals from the antennas separated in phase by fixed amounts. During reception, the fixed phase separation is exploited by adjusting the gains before combining the phase-separated and gain-adjusted signals. Similarly, during transmission, the fixed phase separation is exploited by adjusting the gains of the feed signals to fixed-phase feed networks.

The above-described embodiments of the present invention are merely meant to be illustrative and not limiting. It will thus be obvious to those skilled in the art that various changes and modifications may be made without departing from this invention in its broader aspects. The appended claims encompass all such changes and modifications as fall within the true spirit and scope of this invention.

* * * * *