Библиографическая ссылка на патент
Pat. 10642306 United States, Int. Cl.22 G05F 3/26, H02H 7/12, H02M 3/07, H02P 7/03, H03K 17/62, H03K 17/693. Gate driver circuit for reducing deadtime inefficiencies : Appl. N 16/406104 : Filed 08.05.2019 : Pub. 05.05.2020 : / Krishnamurthy Ganapathi Shankar ; Assignee Texas Instruments Inc ; NN p. : patents.google.com : URL: https://patents.google.com/patent/US10642306/en?oq=US10642306.html (дата обращения: ДД.ММ.ГГГГ).